2-13.Hex Plate
Hexagonal shaped platelets on the surface of the wafer which appear silver in color to the unaided eye, under diffuse illumination.
2-13.Hex Plate
Related Posts
5-4-3 Growth of Hexagonal Polytype SiC Wafers
5-4-3 Growth of Hexagonal Polytype SiC Wafers In the late 1970s, Tairov and Tzvetkov established the basic principles of a modified seeded sublimation growth process for growth of 6H-SiC. This process, also referred to as the modified Lely process,was a breakthrough for SiC in that [...]
2018-06-28meta-author
5-2-1-1 SiC Crystallography
5-2-1-1 SiC Crystallography Silicon carbide occurs in many different crystal structures, called polytypes. Despite the fact that all SiC polytypes chemically consist of 50% carbon atoms covalently bonded with 50% silicon atoms, each SiC polytype has its own distinct set of electrical semiconductor properties. While [...]
2018-06-28meta-author
5-5 SiC Device Fundamentals
5-5 SiC Device Fundamentals To minimize the development and production costs of SiC electronics, it is important that SiC device fabrication takes advantage of existing silicon and GaAs wafer processing infrastructure as much as possible. As will be discussed in this section, most of the [...]
2018-06-28meta-author
5-3-1 High-Temperature Device Operation
5-3-1 High-Temperature Device Operation The wide bandgap energy and low intrinsic carrier concentration of SiC allow SiC to maintain semiconductor behavior at much higher temperatures than silicon, which in turn permits SiC semiconductor device functionality at much higher temperatures than silicon . As discussed in basic semiconductor electronic [...]
2018-06-28meta-author
2-12.Edge Exclusion
2-12.Edge Exclusion The outer annulus of the wafer is designated as wafer handling area and is excluded from surface nish criteria (such as scratches, pits, haze, contamination, craters,dimples, grooves, mounds, orange peel and saw marks). This annulus is 2 mm for 76.2 mm substrates, and [...]
2018-06-28meta-author
2-21.Usable Area
2-21.Usable Area A cumulative subtraction of all noted defect areas from the frontside wafer quality area within the edge exclusion zone. The remaining percent value indicates the proportion of the frontside surface to be free of all noted defects (does not include edge exclusion).
2018-06-28meta-author