2-21.Usable Area

2-21.Usable Area

2-21.Usable Area

A cumulative subtraction of all noted defect areas from the frontside wafer quality area within the edge exclusion zone. The remaining percent value indicates the proportion of the frontside surface to be free of all noted defects (does not include edge exclusion).

 

2018-06-28

Share this post

Related Posts

2-19.Scratches

2-19.Scratches A scratch is dened as a singular cut or groove into the frontside wafer surface with a length-to-width ratio of greater than 5 to 1, and visible under hight intensity illumination.  

2018-06-28meta-author
2-7.Primary Flat Orientation

2-7.Primary Flat Orientation The at of the longest length on the wafer, oriented such that the chord is parallel with a specied low index crystal plane. Measured on one wafer per ingot using Laue back-reection technique with manual angle measurement.  

2018-06-28meta-author
2-22.Surface Roughness

2-22.Surface Roughness Often shortened to roughness, is a measure of the texture of a surface. It is quantified by the vertical deviations of a real surface from its ideal form. If these deviations are large, the surface is rough; if they are small the surface [...]

2018-06-28meta-author
5-7-2 Further Recommended Reading

5-7-2 Further Recommended Reading    

2018-06-28meta-author
2-5.Misorientation

2-5.Misorientation In wafers cut intentionally “off orientation”, the angle between the projection of the normal vector to the wafers surface onto a {0001} plane and the projection on that plane of the nearest <11-20> direction.  

2018-06-28meta-author
SiC Epilayers

Most SiC electronic devices are not fabricated directly in sublimation-grown wafers, but are instead fabricated in much higher quality epitaxial SiC layers that are grown on top of the initial sublimation grown wafer. Well-grown SiC epilayers have superior electrical properties and are more controllable [...]

2018-06-28meta-author