3-7. ID Correct and Major Wafer Flat
Both should be readily discernible.
3-7. ID Correct and Major Wafer Flat
Related Posts
5-6-4-2 SiC High-Power Switching Transistors
5-6-4-2 SiC High-Power Switching Transistors Three terminal power switches that use small drive signals to control large voltages and currents (i.e., power transistors) are also critical building blocks of high-power conversion circuits. However, as of this writing, SiC high-power switching transistors are not yet commercially [...]
2018-06-28meta-author
5-5 SiC Device Fundamentals
5-5 SiC Device Fundamentals To minimize the development and production costs of SiC electronics, it is important that SiC device fabrication takes advantage of existing silicon and GaAs wafer processing infrastructure as much as possible. As will be discussed in this section, most of the [...]
2018-06-28meta-author
3-4. Step Bunching
3-4. Step Bunching Step bunching is visible as a pattern of parallel lines running perpendicular to the major at. If present, estimate the % of speci ed area affected.
2018-06-28meta-author
2-28.WARP
2-28.WARP Warp is the difference between the maximum and the minimum distances of the median surface of a free, un-clamped wafer from the reference plane defined above. This definition follows ASTM F657, and ASTM F1390,which deviation from a plane of a slice or wafer centerline [...]
2018-06-28meta-author
3-6. Edge Chips
3-6. Edge Chips Areas where material has been unintentionally removed from the wafer.Do not confuse fractures in epi crown with edge chips.
2018-06-28meta-author
2-12.Edge Exclusion
2-12.Edge Exclusion The outer annulus of the wafer is designated as wafer handling area and is excluded from surface nish criteria (such as scratches, pits, haze, contamination, craters,dimples, grooves, mounds, orange peel and saw marks). This annulus is 2 mm for 76.2 mm substrates, and [...]
2018-06-28meta-author