3-8. 3C Inclusions
Regions where step- ow was interrupted during epi layer growth. Typical regions are generally triangular although more rounded shapes are sometimes seen. Count once per occurrence. Two inclusions within 200 microns count as one.
Related Posts
5-5-6 SiC Device Packaging and System Considerations
5-5-6 SiC Device Packaging and System Considerations Hostile-environment SiC semiconductor devices and ICs are of little advantage if they cannot be reliably packaged and connected to form a complete system capable of hostile-environment operation. With proper material selection, modifications of existing IC packaging technologies appear [...]
2018-06-28meta-author
2-34.Chemical Mechanical Polishing
2-34.Chemical Mechanical Polishing Chemical Mechanical Polishing/Planarization is short as CMP, a process of smoothing surfaces with the combination of chemical and mechanical forces. It can be thought of as a hybrid of chemical etching and free abrasive polishing.
2018-06-28meta-author
5-2-1-1 SiC Crystallography
5-2-1-1 SiC Crystallography Silicon carbide occurs in many different crystal structures, called polytypes. Despite the fact that all SiC polytypes chemically consist of 50% carbon atoms covalently bonded with 50% silicon atoms, each SiC polytype has its own distinct set of electrical semiconductor properties. While [...]
2018-06-28meta-author
5-4 SiC Semiconductor Crystal Growth
5-4 SiC Semiconductor Crystal Growth As of this writing, much of the outstanding theoretical promise of SiC electronics highlighted in the previous section has largely gone unrealized. A brief historical examination quickly shows that serious shortcomings in SiC semiconductor material manufacturability and quality have greatly hindered the development [...]
2018-06-28meta-author
5-3-1 High-Temperature Device Operation
5-3-1 High-Temperature Device Operation The wide bandgap energy and low intrinsic carrier concentration of SiC allow SiC to maintain semiconductor behavior at much higher temperatures than silicon, which in turn permits SiC semiconductor device functionality at much higher temperatures than silicon . As discussed in basic semiconductor electronic [...]
2018-06-28meta-author
2-12.Edge Exclusion
2-12.Edge Exclusion The outer annulus of the wafer is designated as wafer handling area and is excluded from surface nish criteria (such as scratches, pits, haze, contamination, craters,dimples, grooves, mounds, orange peel and saw marks). This annulus is 2 mm for 76.2 mm substrates, and [...]
2018-06-28meta-author