5-6 SiC Electronic Devices and Circuits

5-6 SiC Electronic Devices and Circuits

5-6 SiC Electronic Devices and Circuits

This section briefly summarizes a variety of SiC electronic device designs broken down by major application areas. SiC process and material technology issues limiting the capabilities of various SiC device topologies are highlighted as key issues to be addressed in further SiC technology maturation. Throughout this section, it should become apparent to the reader that the most difficult general challenge preventing SiC electronics from fully attaining beneficial capabilities is attaining long-term high operational reliability, while operating in previously unattained temperature and power density regimes. Because many device reliability limitations can be traced to fundamental material and junction/interface issues already mentioned in Sections 5.4 and 5.5, efforts to enable useful (i.e., reliable) SiC electronics should focus on improvements to these fundamental areas.

2018-06-28

Share this post

Related Posts

SiC Epilayers

Most SiC electronic devices are not fabricated directly in sublimation-grown wafers, but are instead fabricated in much higher quality epitaxial SiC layers that are grown on top of the initial sublimation grown wafer. Well-grown SiC epilayers have superior electrical properties and are more controllable [...]

2018-06-28meta-author
2-32.Semi-insulating

2-32.Semi-insulating Semi-insulating Doping with the impurities vanadium creates semi-insulating material of silicon carbide.

2018-06-28meta-author
5-5-4 Patterned Etching of SiC for Device Fabrication

5-5-4 Patterned Etching of SiC for Device Fabrication At room temperature, there are no known conventional wet chemicals that etch single-crystal SiC. Most patterned etching of SiC for electronic devices and circuits is accomplished using dry etching techniques. The reader should consult References 122–124 which contain summaries [...]

2018-06-28meta-author
2-28.WARP

2-28.WARP Warp is the difference between the maximum and the minimum distances of the median surface of a free, un-clamped wafer from the reference plane defined above. This definition follows ASTM F657, and ASTM F1390,which deviation from a plane of a slice or wafer centerline [...]

2018-06-28meta-author
2-14.Masking Defects

2-14.Masking Defects also referred to as “Mound” When one defect prevents the detection of another defect, the undetected defect is called the masked defect. A distinct raised area above the wafer frontside surface as viewed with diffuse illumination.  

2018-06-28meta-author
1-5.Thermal Expansion Coefficient

1-5.Thermal Expansion Coefficient Thermal expansion is the tendency of matter to change in volume in response to a change in temperature. When a substance is heated, its particles begin moving more and thus usually maintain a greater average separation. Materials which contract with increasing temperature are [...]

2018-06-28meta-author