PAM XIAMEN offers 6″CZ Prime Silicon Wafer
Item7, 50pcs
Silicon wafer:
i. Diameter: 150 mm ± .5 mm,
ii. Thickness: 675μm ±25μm
iii. Doping: P type
iv. Orientation: (100) ± 0.5°
v. TTV: ≤ 5 μm
vi. Bow and Warp: ≤ 20 μm
Growth: CZ
Grade: Prime
Resistivity: 1 Ohm-cm to 10 Ohm-cm
Surface: single side polished
Flats: SEMI Standard
Surface roughness: ≤ 5Å
For more information, send us email at [email protected] and [email protected]
PAM-XIAMEN, an epi-provider for GaN LED on Si, can offer high performance blue and green light-emitting diode prototypes that grow 2”, 4”, 6” and 8” gallium nitride (GaN) layers based on LED wafer structure on silicon substrate as well as sapphire substrates. Silicon is a low-cost compared with sapphire substrates, [...]
PAM-XIAMEN can offer Gallium Oxide (chemical formula: Ga2O3) wafer. Currently, the third-generation semiconductors represented by silicon carbide (SiC) and gallium nitride (GaN) have received widespread attention. High hopes are placed on the application of SiC and GaN in the high power, high temperature, high pressure occasions(like new energy [...]
Silicon Ingots -1 PAM XIAMEN offers Silicon Ingots. Below is just a short list. Contac us if you need other specs! All diameters! Note: Material – CZ unless noted Kg in Properties of Silicon Stock Silicon Ingots Material Description 2.7 FZ 6″Ø ingot p-type Si:B[100] ±2.0°, Ro: 1-2 Ohmcm, MCC Lifetime>1777μs, NO Flats 1.15 FZ 6″Ø×25mm [...]
PAM XIAMEN offers high-quality BaF2 crystal substrate. BaF2 is an excellent Infrared crystal and Scintillating crystal. PAM XIAMEN supplies BaF2 crystal substrate, window and blank for all IR applications. Xtl Structure Lattice (A) Melting Point Density g/cm3 Hardness Thermal Expansion Refractive index Cubic 6.196 1354 oC 4.88 3 (mohs) 18.1×10-6 / oC) ho 1.47443 BaF2, (100), 10x10x 0.5 mm, 2 sides polished BaF2, (100), 10x10x 1.0 mm, [...]
PAM XIAMEN offers 2″ Monocrystalline Silicon Wafer with Thermal Oxide 20nm 2inch diameter wafer made of monocrystalline silicon with isolation oxide Diameter 50.8mm Polishing: one-sided for microelectronics Type of conductivity and alloying: not specified Surface orientation: not specified Primary and secondary flat orientation: not specified Thickness: 675 microns±20 microns Wedge (TTV): less than 15 microns TTV<15μm Distortion: less than 35 microns (the value is unchanged) Thickness of the isolation oxide: at least 20 nm Front side: polished Back side: lapped-etched For more information, send us email at [email protected] and [email protected]
The Silicon on Lattice Engineered Substrate (SOLES) platform enables monolithic integration of III-V compound semiconductor (III-V) and silicon (Si) complementary metal oxide semiconductor (CMOS) devices. The SOLES wafer provides a device quality Si-on-Insulator (SOI) layer for CMOS device fabrication and an embedded III-V device [...]
