Kerfless epitaxial silicon wafers with 7 ms carrier lifetimes and a wide lift-off process window

  • Home
  • News
  • Kerfless epitaxial silicon wafers with 7 ms carrier lifetimes and a wide lift-off process window

Silicon wafers contribute significantly to the photovoltaic module cost. Kerfless silicon wafers that grow epitaxially on porous silicon (PSI) and are subsequently detached from the growth substrate are a promising lower cost drop-in replacement for standard Czochralski (Cz) wafers. However, a wide technological processing window appears to be a challenge for this process. This holds in particularly for the etching current density of the separation layer that leads to lift-off failures if it is too large or too low. Here we present kerfless PSI wafers of high electronic quality that we fabricate on weakly reorganized porous Si with etch current densities varying in a wide process window from 110 to 150 mA/cm2. We are able to detach all 17 out of 17 epitaxial wafers. All wafers exhibit charge carrier lifetimes in the range of 1.9 to 4.3 ms at an injection level of 1015 cm−3 without additional high-temperature treatment. We find even higher lifetimes in the range of 4.6 to 7.0 ms after applying phosphorous gettering. These results indicate that a weak reorganization of the porous layer can be beneficial for a large lift-off process window while still allowing for high carrier lifetimes.

 

source:iopscience

For more information, please visit our website: https://www.powerwaywafer.com,

send us email at angel.ye@powerwaywafer.com or powerwaymaterial@gmail.com.

2018-11-26

Share this post

Related Posts

6″ FZ Silicon Wafer

PAM XIAMEN offers 6″FZ Silicon Wafer. Silicon wafers, per SEMI Prime, P/E 6″ {150.0±0.5mm}Ø×1,000±25µm, FZ p-type Si:B[111]±0.5°, Ro > 5,000 Ohmcm, One-side-polished, Particles: <10@≥0.3µm, back-side etched, One SEMI Flat (57.5mm), Edges: rounded, Sealed in Empak or equivalent cassette, BOW<30µm, MCCLifetime>1000µs. For more information, please [...]

2019-08-22meta-author
Diamond wafers

There are three grade diamond wafer, Microelectronics Grade Diamond Wafer for wafer fabrication, Thermal Grade Diamand Wafers and Slices and Optical grade diamond wafers: 1.Microelectronics Grade Diamond Wafer for wafer fabrication 1.1 specification of Microelectronics Grade Diamond Wafer Diamond Wafer Polycrystalline Diamond Growth Method MPCVD Wafer Thickness 0~500um+/-25um Wafer Size 1cm*1cm;2inch; custom Surface Roughness Ra< 1 nm FWHM （D111） 0.354 Coefficient [...]

2018-07-10meta-author
4″ Silicon EPI Wafer-5

PAM XIAMEN offers 4″ Silicon EPI Wafers. Substrate EPI Comment Size Type Res Ωcm Surf. Thick μm Type Res Ωcm 4″Øx400μm n- Si:Sb[111] 0.005-0.020 P/E 20 n- Si:P 75 ±10% N/N+ 4″Øx400μm n- Si:Sb[111] 0.005-0.020 P/E 20 n- Si:P 136 ±10% N/N+ 4″Øx400μm n- Si:Sb[111] 0.006-0.020 P/E 20 n- Si:P 300±10% N/N+ 4″Øx400μm n- Si:Sb[111] 0.006-0.020 P/E 21 n- Si:P 400±10% N/N+ 4″Øx525μm n- Si:Sb[111] 0.005-0.020 P/E 22.5 n- Si:P 12.5±10% N/N+ 4″Øx400μm n- Si:Sb[111] 0.005-0.020 P/E 25 n- Si:P 0.08 ±10% N/N+ 4″Øx400μm n- Si:Sb[111] 0.005-0.020 P/E 25 n- Si:P 0.04 ±10% N/N+ 4″Øx360μm n- Si:Sb[111] 0.005-0.020 P/E 37.5 n- Si:P 270 ±10% N/N+ 4″Øx400μm n- Si:Sb[111] 0.006-0.020 P/E 37.5 n- Si:P 85±10% N/N+ 4″Øx525μm n- Si:Sb[111] 0.008-0.020 P/E 58 n- Si:P 60±10% N/N/N/N+ 4″Øx525μm n- Si:Sb[111] 0.008-0.020 P/E 15 n- Si:P 8±10% N/N/N/N+ 4″Øx525μm n- Si:Sb[111] 0.008-0.020 P/E 5 n- Si:P 3±10% N/N/N/N+ 4″Øx460μm n- Si:Sb[111] 0.007-0.020 P/E 60 n- Si:P 40.5±4.5 N/N/N+ 4″Øx460μm n- Si:Sb[111] 0.007-0.020 P/E 20 n- Si:P 10±2 N/N/N+ 4″Øx525μm n- Si:Sb[111] 0.005-0.020 P/E 60 n- Si:P 58.75 ±10% N/N+ 4″Øx525μm n- Si:Sb[111] 0.005-0.020 P/E 60 n- [...]

2019-03-08meta-author
MoS2 crystal

PAM XIAMEN offers MoS2 crystal. As a transition metal dichalcogenide, MoS2 is composed of two-dimensional layers stacked in the vertical direction. It possesses some of graphene’s desirable qualities (such as mechanical strength and electrical conductivity), and can emit light, opening possible applications such as [...]

2019-05-13meta-author
C-Plane Sapphire Substrate

C-Plane Sapphire Substrate AM-XIAMEN offers C-Plane Sapphire Substrate, single side polished or double side polished, please see below spec: 2” C-plane SSP Sapphire Substrate: No Item Specification 1 Material High PurityAl2O3 2 Diameter 50.8+0.1mm 3 Thickness 430土15um 4 TTV ≤10μm 5 LTV ≤1.5μm 6 Bow -10~0μm 7 Warp ≤10μm 8 Primary Flat Length 16.0土1.0mm 9 Front Surface Roughness(Ra)| Ra≤0.2nm   Back Surface Roughness(Ra) 0.7~1.2μm 11 Primary Flat Orientation A-plane土0.2° 12 Surface Orientation C-Plane(0001) off Angle 0.2o+0.1″(M-axis);0°+0.1″(A-axis) 13 Laser Mark back side or frontside 14 Package 25pcs/Cassette, Vacuum-sealed, Nitrogen- filled, Class-100 Cleanroom Remark: [...]

2020-05-20meta-author
Measurements on the spectroscopic performance of CdZnTe coplanar grid detectors

Measurements on the spectroscopic performance of CdZnTe coplanar grid detectors   A performance study was performed for CdZnTe coplanar grid (CPG) detectors when used as γ-ray spectrometers. The detectors have the crystal volumes of 1, 1.6875 and 2.25 cm3, respectively. Time stability of each CdZnTe CPG detector [...]

2013-10-16meta-author , , , ,