Kerfless epitaxial silicon wafers with 7 ms carrier lifetimes and a wide lift-off process window

  • Home
  • News
  • Kerfless epitaxial silicon wafers with 7 ms carrier lifetimes and a wide lift-off process window

Kerfless epitaxial silicon wafers with 7 ms carrier lifetimes and a wide lift-off process window

Silicon wafers contribute significantly to the photovoltaic module cost. Kerfless silicon wafers that grow epitaxially on porous silicon (PSI) and are subsequently detached from the growth substrate are a promising lower cost drop-in replacement for standard Czochralski (Cz) wafers. However, a wide technological processing window appears to be a challenge for this process. This holds in particularly for the etching current density of the separation layer that leads to lift-off failures if it is too large or too low. Here we present kerfless PSI wafers of high electronic quality that we fabricate on weakly reorganized porous Si with etch current densities varying in a wide process window from 110 to 150 mA/cm2. We are able to detach all 17 out of 17 epitaxial wafers. All wafers exhibit charge carrier lifetimes in the range of 1.9 to 4.3 ms at an injection level of 1015 cm−3 without additional high-temperature treatment. We find even higher lifetimes in the range of 4.6 to 7.0 ms after applying phosphorous gettering. These results indicate that a weak reorganization of the porous layer can be beneficial for a large lift-off process window while still allowing for high carrier lifetimes.

 

source:iopscience

For more information, please visit our website: https://www.powerwaywafer.com,

send us email at angel.ye@powerwaywafer.com or powerwaymaterial@gmail.com.

2018-11-26

Share this post

Related Posts

MOCVD Growth of InP on 4-inch Si Substrate with GaAs Intermediate Layer

This letter describes the heteroepitaxy of InP on Si by MOCVD. A new epitaxial structure with a thin GaAs intermediate layer (InP/GaAs/Si) is proposed to alleviate the large lattice mismatch (8.4%) between InP and Si. Using this structure, a 4-inch InP single crystal with [...]

2019-08-19meta-author
Graphite & Graphene Substrate-3

PAM XIAMEN offers Multilayer Graphene on Nickel foil: 2″”x2″” and Pyrolytic Graphite Substrate & Foam. Isomolded Graphite Plate, Fine Ground, 0.125″T x 4″W x 4″L for Fuel Cell Pyrolytic Graphite Substrate, C axis Textured, 10x10X0.5 mm, One Side Polished Pyrolytic Graphite Substrate, C axis Textures, 1″W x [...]

2019-05-06meta-author
6″ CZ Silicon Wafer

PAM XIAMEN offers 6″ CZ Silicon Wafer N Type/Arsenic doped Orientation (100) Thickness 625±15μm Resistivity 0.002-0.004Ωcm Flat one 47.5 ± 2.5, <110> ±1° TTV≤10μm TIR ≤5μm STIR≤2μm (15mm*15mm) Bow/Warp≤30μm Front Side: Chemical Mechanical Polished Back side: BSD Yes Poly(Å) No Oxide Back Seal(Å)5000±500 Å Edge Oxide Strip(mm):0.8 Back side Laser Mark: No Particle ≤10 @≥0.3㎛ METAL IMPURITIES: ≤ 2.5E10(Fe Cr Cu Ni)at/㎠ ≤ 5E10(Al Zn [...]

2021-03-18meta-author
4″ Silicon EPI Wafer-3

PAM XIAMEN offers 4″ Silicon EPI Wafers. Substrate EPI Comment Size Type Res Ωcm Surf. Thick μm Type Res Ωcm 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 20 n- Si:P 7±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 10 n- Si:P 2±0.4 N/N/N+ 4″Øx380μm n- Si:As[111] 0.001-0.005 P/EOx 21 n- Si:P 150 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 22.5 n- Si:P 12±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 28.5 n- Si:P 2±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 26 n- Si:P 18±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 11 n- Si:P 2±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/E 27 n- Si:P 220 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/E 27.5 n- Si:P >250 N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/E 28 n- Si:P 165 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 28 n- Si:P 43688 N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 9-11 n- Si:P 43468 N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 28 n- Si:P 11±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 8-12 n- Si:P 43468 N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 30 n- Si:P 11±10% N/N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 15 n- Si:P 4±10% N/N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 5 n- Si:P 1.5±10% N/N/N/N+ 4″Øx525μm n- [...]

2019-03-08meta-author
GaAs(111) crystal

GaAs(111) crystal wafer PAM XIAMEN offers n type/Si doped, undoped, and p type GaAs(111) crystal wafer: 1.Wafer List GaAs ,Growing Method: VGF (111)A , SI, undoped, 2″ dia x 0.5 mm, 1 sp GaAs ,Growing Method: VGF (111)A , SI, undoped, 4″ dia x 0.55 mm, 1 [...]

2019-04-22meta-author
Homoepitaxial growth of GaN crystals by Na-flux dipping method

The realization of low-dislocation-density bulk GaN crystals is necessary for use in the fabrication of future high-power devices with low power consumption. In this study, we attempted the regrowth of low-dislocation-density (104–105 cm−2) GaN substrates to fabricate thick and low-dislocation-density GaN crystals using the dipping [...]

2019-11-18meta-author