The epitaxial wafer on pss substrate is attractive to me, so I want to know the overall efficiency it can deliver. Could you please tell me an efficiency number (lm/w or cd/A or EQE) of the device based on a structure similar to the picture in your email?

  • Home
  • FAQs, Epitaxy
  • The epitaxial wafer on pss substrate is attractive to me, so I want to know the overall efficiency it can deliver. Could you please tell me an efficiency number (lm/w or cd/A or EQE) of the device based on a structure similar to the picture in your email?

The epitaxial wafer on pss substrate is attractive to me, so I want to know the overall efficiency it can deliver. Could you please tell me an efficiency number (lm/w or cd/A or EQE) of the device based on a structure similar to the picture in your email?

Q: The epitaxial wafer on pss substrate is attractive to me, so I want to know the overall efficiency it can deliver. Could you please tell me an efficiency number (lm/w or cd/A or EQE) of the device based on a structure similar to the picture in your email?

A:Please see attached spec on chips.

2018-06-06

Share this post

Related Posts

What is the highest temperature and the highest thermal shock that the wafers can withstand?

Q: What is the highest temperature and the highest thermal shock that the wafers can withstand? A: At the temperatures higher than 1000 C on the free surface of Si-face of 6H-SiC (0001) the carbon segregation properties are started so that during short time the thin [...]

2012-06-06meta-author
For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?

Q: For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible? A:Yes, it is no problem, some clients bought our wafers for LLO.

2018-06-19meta-author
Q:We are using 40×40 mil size and 45×45 mil size chips for 1W . And 45×22 or 38x22mil size for 0,5w . Eff. is min. 120lm/w , package form is 3535 ceramic no lens flat type, and 5050 smd flat type.Cct 6500k, cri min 70-75, drive current 350 mA ( it can be change if you have suggest for it ), can you give us suggestion?

Q:We are using 40×40 mil size and 45×45 mil size chips for 1W . And 45×22 or 38x22mil size for 0,5w . Eff. is min.  120lm/w , package form is 3535 ceramic no lens flat type, and 5050 smd flat type.Cct 6500k,  cri min 70-75, [...]

2018-06-19meta-author
Q: After MOCVD, do you anneal the wafer for p-GaN activation?

Q: After MOCVD, do you anneal the wafer for p-GaN activation? A:Yes! We will anneal the wafer for p-GaN activation

2018-06-19meta-author
Q:In the test report of blue LED wafers,it shows Vf and IV (mcd). How is this mcd being measured without actually processing the wafer into devices?

Q:In the test report of blue LED wafers,it shows Vf and IV (mcd). How is this mcd being measured without actually processing the wafer into devices? A:We use prober equipment and contact positive and negative pole, connect current, and then get the voltage and IV.

2018-06-19meta-author
InGaAsP / InP Double Heterostructure Wafer

The InGaAsP material epitaxially grown on the InP substrate is an important material for the fabrication of optoelectronic and microwave devices. The emission wavelength of InGaAsP / InP laser structure covers 1.0-1.7μm, covering two low-loss windows of 1.3μm and 1.55μm for silica fiber communication. [...]

2018-06-19meta-author , ,