Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors

  • Home
  • News
  • Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors

A novel method for estimating threshold voltage shifts of n-channel SiC MOSFETs under negative gate bias stresses has been proposed. In the proposed method, n-type SiC MOS capacitors were utilized instead of n-channel SiC MOSFETs. The n-type SiC MOS capacitors were exposed to ultraviolet light to generate holes around the gate region at the SiC surfaces. By applying negative gate voltage under this condition, inversion layers of the holes were formed, and negative gate bias stress was applied to the gate oxides of the n-type SiC MOS capacitors. By this method, we investigated the tendency of flat band voltage shifts in SiC MOS capacitors depending on the gate oxide forming condition, and it was confirmed that the tendency is in accord with that of threshold voltage shifts in SiC MOSFETs obtained by the conventional method.

Source:IOPscience

For more information, please visit our website: https://www.powerwaywafer.com,
send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com

2019-11-20

Share this post

Related Posts

Prime Grade Silicon Wafers

PAM XIAMEN offers prime grade silicon wafers for research and production. We have ultra-thin silicon 5 micron thin to silicon wafer pucks 10mm thick. All orientation and resistivities, both highly doped and low doped specifications. What are Silicon Wafer Grades? Silicon wafers are available in different [...]

2019-02-25meta-author
Determining the optimal probing lot size for the wafer probe operation in semiconductor manufacturing

In this study, we reformulated the problem of wafer probe operation in semiconductor manufacturing to consider a probe machine (PM) which has a discrete Weibull shift distribution with a nondecreasing failure rate. To maintain the imperfect PM during the probing of a lot of [...]

2014-09-30meta-author , ,
Cu Coated Silicon

PAM XIAMEN offers Cu Coated Silicon. Cu Film on Silicon Wafer, 4″ , 400 nm Thick, – Cu-Ti on Si-4-400nm Cu Film on Ta/Silicon Wafer, 4″ , 100 nm Thick, – Cu-Ta-Si-4-100nm Cu Film on Ta/thermal oxide/Silicon Wafer, 4″ , 400 nm Thick, – [...]

2019-04-26meta-author
Selective Epitaxial Growth of SiC: Thermodynamic Analysis of the Si‐C‐Cl‐H and Si‐C‐Cl‐H‐O Systems

Thermodynamic analysis was conducted to determine the conditions necessary for the selective epitaxial growth (SEG) of SiC on  masked Si substrates, and these results were compared to blanket SiC epitaxy on plain Si. For blanket SiC epitaxy, the proper deposition conditions leading to single‐phase SiC [...]

2020-01-07meta-author
SrRuO3 Film

PAM XIAMEN offers SrRuO3 Film . SrRuO3 is a  promising conductive metallic oxides, has been receiving considerable attention due to its various useful properties. SrRuO3 has GdFeO3-type orthorhombic distorted perovskite structure at room temperature with lattice parameters of a 5.5670, b 5.5304, and c [...]

2019-04-29meta-author
Fabrication and Thermal Budget Considerations of Advanced Ge and InP SOLES Substrates

The Silicon on Lattice Engineered Substrate (SOLES) platform enables monolithic integration of III-V compound semiconductor (III-V) and silicon (Si) complementary metal oxide semiconductor (CMOS) devices. The SOLES wafer provides a device quality Si-on-Insulator (SOI) layer for CMOS device fabrication and an embedded III-V device [...]

2020-01-13meta-author