Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors

  • Home
  • News
  • Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors

A novel method for estimating threshold voltage shifts of n-channel SiC MOSFETs under negative gate bias stresses has been proposed. In the proposed method, n-type SiC MOS capacitors were utilized instead of n-channel SiC MOSFETs. The n-type SiC MOS capacitors were exposed to ultraviolet light to generate holes around the gate region at the SiC surfaces. By applying negative gate voltage under this condition, inversion layers of the holes were formed, and negative gate bias stress was applied to the gate oxides of the n-type SiC MOS capacitors. By this method, we investigated the tendency of flat band voltage shifts in SiC MOS capacitors depending on the gate oxide forming condition, and it was confirmed that the tendency is in accord with that of threshold voltage shifts in SiC MOSFETs obtained by the conventional method.

Source:IOPscience

For more information, please visit our website: https://www.powerwaywafer.com,
send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com

2019-11-20

Share this post

Related Posts

The effect of GaN and ain buffer layers on GaN film properties grown on both C-plane and A-plane sapphire

The effect of GaN and ain buffer layers on GaN film properties grown on both C-plane and A-plane sapphire   This paper presents a comparative study of the properties of GaN grown by organometallic vapor phase epitaxy, using both a GaN and A1N buffer layer, as [...]

2013-04-03meta-author
4″ Monocrystalline silicon wafers with insulating oxide

PAM XIAMEN offers 4″ Monocrystalline silicon wafers with insulating oxide 4″ Monocrystalline silicon wafers with insulating oxide Polishing: one-sided for microelectronics Thickness: 675 +/- 20 microns TTV <15 μm, Warping <35 μm P type Orientation <100> The thickness of the insulating oxide layer is 300 nm Resistance of the base plate ≥ 10 [...]

2020-04-15meta-author
4″ Silicon EPI Wafer-4

PAM XIAMEN offers 4″ Silicon EPI Wafers. Substrate EPI Comment Size Type Res Ωcm Surf. Thick μm Type Res Ωcm 4″Øx380μm n- Si:As[111] 0.004-0.008 P/EOx 43 n- Si:P 600 ±10% N/N+ 4″Øx380μm n- Si:As[111] 0.004-0.008 P/EOx 43 n- Si:P 340 ±10% N/N+ 4″Øx380μm n- Si:As[111] 0.004-0.008 P/EOx 43 n- Si:P >200 N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 50 n- Si:P 36±4 N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 15 n- Si:P 5.4±0.7 N/N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/E 75 n- Si:P 66 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/E 78 n- Si:P 25 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/EOx 78 n- Si:P 20 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.001-0.005 P/E 80 n- Si:P 17.5 ±10% N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 80 n- Si:P 60±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 10 n- Si:P 2±1 N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 80 n- Si:P 70±10% N/N/N+ 4″Øx525μm n- Si:As[111] 0.0010-0.0035 P/E 10 n- Si:P 2±1 N/N/N+ 4″Øx525μm n- Si:Sb[111] 0.008-0.020 P/E 22.5 p- Si:B 15±10% P/N/N+ 4″Øx525μm n- Si:Sb[111] 0.008-0.020 P/E 15 n- Si:P 6±0.9 P/N/N+ 4″Øx525μm n- Si:Sb[111] 0.008-0.020 P/E 38 p- [...]

2019-03-08meta-author
Photoluminescence assessment of undoped semi-insulating InP wafers obtained by annealing in iron phosphide vapour

We have investigated the photoluminescence mapping characteristics of semi-insulating (SI) InP wafers obtained by annealing in iron phosphide ambience (FeP2-annealed). Compared with as-grown Fe-doped and undoped SI InP wafers prepared by annealing in pure phosphorus vapour (P-annealed), the FeP2-annealed SI InP wafer has been [...]

2019-11-11meta-author
Lead Foil Tape

PAM XIAMEN offers Lead Foil Tape. Lead Foil Tape: 2″ W x 0.0063″ Thick x 36 Yard length 100% pure lead foil tape coated with a compounded synthetic rubber adhesive system which exhibits excellent adhesion to a wide variety of surfaces, especially to metal, [...]

2019-05-10meta-author
FZ Intrinsic undoped Silicon wafers

PAM XIAMEN offers FZ Intrinsic undoped Silicon wafers. Silicon wafers, per SEMI Prime, P/E 4″Ø×525±25μm, FZ Intrinsic undoped Si:-[100]±0.5°, Ro=(5,000-10,000)Ohmcm, One-side-polished, back-side Alkaline etched, SEMI Flat (one), Sealed in Empak or equivalent cassette, MCC Lifetime>1,000μs. For more information, please visit our website: https://www.powerwaywafer.com, send [...]

2019-08-22meta-author