Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors

  • Home
  • News
  • Evaluation method of threshold voltage shift of SiC MOSFETs under negative gate bias using n-type SiC MOS capacitors

A novel method for estimating threshold voltage shifts of n-channel SiC MOSFETs under negative gate bias stresses has been proposed. In the proposed method, n-type SiC MOS capacitors were utilized instead of n-channel SiC MOSFETs. The n-type SiC MOS capacitors were exposed to ultraviolet light to generate holes around the gate region at the SiC surfaces. By applying negative gate voltage under this condition, inversion layers of the holes were formed, and negative gate bias stress was applied to the gate oxides of the n-type SiC MOS capacitors. By this method, we investigated the tendency of flat band voltage shifts in SiC MOS capacitors depending on the gate oxide forming condition, and it was confirmed that the tendency is in accord with that of threshold voltage shifts in SiC MOSFETs obtained by the conventional method.

Source:IOPscience

For more information, please visit our website: https://www.powerwaywafer.com,
send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com

2019-11-20

Share this post

Related Posts

Yellow and Green Luminescence in a Freestanding GaN Template

Yellow and Green Luminescence in a Freestanding GaN Template We have studied a broad photoluminescence band in high-mobility freestanding 200-μm-thick GaN template prepared by hydride vapor-phase epitaxy. Variable-excitation intensity and energy experiments showed two defect-related bands: a yellow luminescence (YL) band at about 2.15 eV [...]

2012-09-04meta-author
IR Transmittance Report

IR Transmittance Report A test report is necessary to show the compliance between custom description and our final wafers data. We will test the wafer characerization by equipment before shipment, testing surface roughness by atomic force microscope, type by Roman spectra instrument, resistivity by non-contact [...]

2018-08-14meta-author
SINGLE CRYSTALS, WAFERS AND CRYSTAL SUBSTRATES-7

PAM XIAMEN offers Single Crystals, Wafers and Crystal Substrates. PAM XIAMEN provides both standard and customized high quality single crystals, wafers and substrates for a wide range of applications such as LED, ferroelectric, piezoelectric, electro-optical, photonics, high power electronics, and high frequency power devices, just to name [...]

2019-03-12meta-author
Determination of the thickness distribution of a graphene layer grown on a 2″ SiC wafer by means of

Highlights •The thickness of graphene grown on SiC was determined by AES depth profiling. •The AES depth profiling verified the presence of buffer layer on SiC. •The presence of unsaturated Si bonds in the buffer layer has been shown. •Using multipoint analysis thickness distribution of the graphene on [...]

2015-08-07meta-author , ,
Test grade silicon wafers-6

PAM XIAMEN offers test grade silicon wafers Below is just a short list of the test grade silicon substrates! Inches Cust class Dopant Type Orientation PFL length PFL direction SFL Off orientation Resistivity Diameter Thickness Bow TTV Warp 6 SSP Boron P+ 100 57,5 ± 2,5 100 ± 1 0.0 ± 5.0 ° 0.001 – 100 Ohmcm 150 ± 0.5 mm 675 ± 200 µm 100 20 100 6 SSP Boron P 100 57,5 ± 2,5 110 ± 0,50 0.0 ± 0.5 ° > [...]

2019-02-25meta-author
GAAS GALLIUM ARSENIDE CRYSTAL SUBSTRATES

PAM XIAMEN offers GaAs Gallium Arsenide crystal substrates. MAIN PARAMETERS FOR GAAS GALLIUM ARSENIDE CRYSTAL SUBSTRATES single crystal Dopant Conduction type Carrier concentration  cm-3 Growth method Max size GaAs None SI / LEC Si N >5×10^17 HB Cr SI / Dia. 3″ Fe N ~2×10^18 Zn P >5×10^17 Sizes (mm) 25×25×0.5mm, 10×10×0.5mm, 10×5×0.5mm, 5×5×0.5mm, 2 inch diameter Special size and orientation options are available upon request Surface Roughness Surface roughness(Ra): <= 5A Polishing Single or double side polished For [...]

2019-03-11meta-author