For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?

  • Home
  • FAQs, Epitaxy
  • For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?

For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?

Q: For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?

A:Yes, it is no problem, some clients bought our wafers for LLO.

2018-06-19

Share this post

Related Posts

The epitaxial wafer on pss substrate is attractive to me, so I want to know the overall efficiency it can deliver. Could you please tell me an efficiency number (lm/w or cd/A or EQE) of the device based on a structure similar to the picture in your email?

Q: The epitaxial wafer on pss substrate is attractive to me, so I want to know the overall efficiency it can deliver. Could you please tell me an efficiency number (lm/w or cd/A or EQE) of the device based on a structure similar to [...]

2018-06-06meta-author
Q:We are using 40×40 mil size and 45×45 mil size chips for 1W . And 45×22 or 38x22mil size for 0,5w . Eff. is min. 120lm/w , package form is 3535 ceramic no lens flat type, and 5050 smd flat type.Cct 6500k, cri min 70-75, drive current 350 mA ( it can be change if you have suggest for it ), can you give us suggestion?

Q:We are using 40×40 mil size and 45×45 mil size chips for 1W . And 45×22 or 38x22mil size for 0,5w . Eff. is min.  120lm/w , package form is 3535 ceramic no lens flat type, and 5050 smd flat type.Cct 6500k,  cri min 70-75, [...]

2018-06-19meta-author
Q:Could you tell us also what type of 4-H polytype SiC sudstrate you are able to provide?

Q:Could you tell us also what type of 4-H polytype SiC sudstrate you are able to provide? A: Sure.

2018-06-19meta-author
Q:In the test report of blue LED wafers,it shows Vf and IV (mcd). How is this mcd being measured without actually processing the wafer into devices?

Q:In the test report of blue LED wafers,it shows Vf and IV (mcd). How is this mcd being measured without actually processing the wafer into devices? A:We use prober equipment and contact positive and negative pole, connect current, and then get the voltage and IV.

2018-06-19meta-author
Q:What atomic ratio for Si/C in SiC ?

Q:What atomic ratio for Si/C in SiC ? A:Atomic ratio for Si/C in SiC is 1:1 

2018-06-19meta-author
For 4” pss wafer, the light comes out from the p-GaN side not from sapphire, so I can’t do flip chip packaging. Also I don’t know whether laser liftoff is possible for pss wafer. Is it possible you can share any image of the etched surface of pss?

Q:For 4” pss wafer, the light comes out from the p-GaN side not from sapphire, so I can’t do flip chip packaging. Also I don’t know whether laser  liftoff  is possible for pss wafer. Is it possible you can share any image of the etched surface of [...]

2018-06-19meta-author