Q: For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?
A:Yes, it is no problem, some clients bought our wafers for LLO.
For blue wafer epi on flat substrate, it would be important to omit / leave out the u-GaN layer as we want to LLO and backside conacting. Is that possible?
Related Posts
Q We actually want to check our reflectance (mirror type) measurement method on an LED structure on a PSS wafer. Would it be possible to get the same LED structure on both a PSS wafer and a single-side polished wafer so we can compare the two directly?
Q We actually want to check our reflectance (mirror type) measurement method on an LED structure on a PSS wafer. Would it be possible to get the same LED structure on both a PSS wafer and a single-side polished wafer so we can compare [...]
2018-06-19meta-author
Q:In the test report of blue LED wafers,it shows Vf and IV (mcd). How is this mcd being measured without actually processing the wafer into devices?
Q:In the test report of blue LED wafers,it shows Vf and IV (mcd). How is this mcd being measured without actually processing the wafer into devices? A:We use prober equipment and contact positive and negative pole, connect current, and then get the voltage and IV.
2018-06-19meta-author
EPD for GaAs Substrate
PAM-XIAMEN can supply GaAs wafer with EPD less than 5000/cm2. Q: Could you please advise guaranteed EPD for below substrate and epi? Gallium Arsenide wafers, P/E 2″Ø×380±25µm, LEC SI undoped GaAs:-[100]±0.5°, n-type Ro=(0.8E8-0.9E8)Ohmcm, One-side-polished, back-side matte etched, 2 Flats, LT-GaAs EPI: 1-2µm, Resistivity >1E7 Ohm-cm, Carrier [...]
2018-09-06meta-author
Q : does the price include fabrication of p and n metal contacts? If not, can you fabricate p and n contacts plus SiO2 passivation based on my design? This can turn to a bigger project.
Q : does the price include fabrication of p and n metal contacts? If not, can you fabricate p and n contacts plus SiO2 passivation based on my design? This can turn to a bigger project. A:Sorry, we can not offer fabrication of p and n [...]
2018-06-19meta-author
For 4” pss wafer, the light comes out from the p-GaN side not from sapphire, so I can’t do flip chip packaging. Also I don’t know whether laser liftoff is possible for pss wafer. Is it possible you can share any image of the etched surface of pss?
Q:For 4” pss wafer, the light comes out from the p-GaN side not from sapphire, so I can’t do flip chip packaging. Also I don’t know whether laser liftoff is possible for pss wafer. Is it possible you can share any image of the etched surface of [...]
2018-06-19meta-author
What is the highest temperature and the highest thermal shock that the wafers can withstand?
Q: What is the highest temperature and the highest thermal shock that the wafers can withstand? A: At the temperatures higher than 1000 C on the free surface of Si-face of 6H-SiC (0001) the carbon segregation properties are started so that during short time the thin [...]
2012-06-06meta-author