LiF 크리스탈

LiF 크리스탈

PAM XIAMEN은 LiF 크리스탈을 제공합니다.

LiF(100) 10x10x1.0mm, 1SP

LiF(100) 10x10x1.0mm, 2SP

LiF(111) 10x10x1.0mm, 1SP

LiF(111) 10x10x1.0mm, 2SP

LiF(110) 10x10x1.0mm, 1SP

우리는 또한 LiF 다결정을 제안할 수 있습니다(PAM161011-LIF):

지름=15mm

길이=25mm

순도>99.99%

자세한 내용은 다음 이메일로 문의하십시오.victorchan@powerwaywafer.com 과 powerwaymaterial@gmail.com.

1990년에 설립된 Xiamen Powerway Advanced Material Co., Ltd(PAM-XIAMEN)는 중국의 선도적인 반도체 재료 제조업체입니다.PAM-XIAMEN은 고급 결정 성장 및 에피택시 기술, 제조 공정, 가공 기판 및 반도체 장치를 개발합니다.PAM-XIAMEN의 기술은 반도체 웨이퍼의 고성능 및 저비용 제조를 가능하게 합니다.

PAM-XIAMEN은 Ga, Al, In, As 및 P를 기반으로 III-V 실리콘이 도핑된 n형 반도체 재료에 기판 성장 및 에피택시가 있는 1세대 게르마늄 웨이퍼, 2세대 갈륨 비소에서 고급 결정 성장 및 에피택시 기술을 개발합니다. MBE 또는 MOCVD에 의해 3세대로 성장: LED 및 전원 장치 응용 분야를 위한 실리콘 카바이드 및 질화 갈륨.

2019-05-08

이 게시물 공유

관련 게시물

Growth and analysis of modulation-doped AlGaN/GaN heterostructure on semi-insulating SiC substrate

Growth and analysis of modulation-doped AlGaN/GaN heterostructure on semi-insulating SiC substrate Highlights • The growth of modulation-doped AlGaN/GaN heterostructure on semi-insulating SiC substrate. • The investigation of the effect of HT-AlN thickness on crystalline quality and stress of GaN on SiC. • The semi-insulating characteristic of GaN layer analyzed by PL [...]

2014-12-16메타 작성자 , ,
단면 광택 처리된 4인치 테스트 등급 실리콘 웨이퍼

PAM-XIAMEN can offer 4 inch test grade silicon wafer with single side polished. The parameters for 4″-SSP Si wafer at test grade are as follows: 1. Parameters of Si Single Crystal Wafer at Test Grade PAM-210310-Si wafer Sl No Item Specifications 1 Growing Method CZ 2 Wafer Diameter 100±0.5 mm 3 Wafer Thickness 525±25 μm 4 Wafer Surface Orientation <100>±0.5º 5 Type P type 6 Dopant Boron 7 Dislocation Density Less than 5000/cm2 8 Resistivity 2-8 [...]

2021-04-14메타 작성자
(10-11) Plane Si-GaN Freestanding GaN Substrate

PAM-XIAMEN offers (10-11) Plane Si-GaN Freestanding GaN Substrate Item PAM-FS-GAN(10-11)-SI Dimension 5 x 10 mm2 or 5 x 20 mm2 Thickness 380+/-50um Orientation (10-11) plane off angle toward A-axis 0 ±0.5° (10-11) plane off angle toward C-axis -1 ±0.2° Conduction Type Semi-Insulating Resistivity (300K) >106 Ω·cm TTV ≤ 10 µm BOW BOW ≤ 10 µm Surface Roughness Front side: Ra<0.2nm, epi-ready; Back side: Fine Ground or polished. Dislocation Density ≤5 x 10 6cm-2 Macro Defect Density 0 cm-2 Useable Area > 90% (edge exclusion) Package each in single wafer container, under nitrogen atmosphere, packed in class 100 clean room   For more information, please contact us email at victorchan@powerwaywafer.com and powerwaymaterial@gmail.com

2020-08-20메타 작성자
300mm Silicon Wafers

PAM XIAMEN offers 12 inch silicon wafers. We have all the grades including: Prime grade 300mm silicon wafers Test grade 300mm silicon wafers Mechanical 300mm silicon wafers Reclaimed 300mm silicon wafers We can deposit the following onto our 300mm silicon wafers including: Thermal oxide, wet and dry on 300mm silicon [...]

2019-02-20메타 작성자
Incipient plasticity in 4H-SiC during quasistatic nanoindentation

We are an expert of semiconductor wafers in semiconductor industry, and we offer technology support and wafers selling for thousands of univerisities and industrial customers by our decades experience, including Cornell University, Stanford Univeristy,Peking University,  Shandong Univerity, university of south carolina,Caltech Faraon lab (USA）,University of California, Irvine (USA),Singapore MIT Alliance  for Research and Technology Centre (SMART),West Virginia University,Purdue Univerity, University of California, Los Angeles,King Abdullah University of Science & Technology,Massachusetts Institute of Technology,University of Houston,University of Wisconsin,University of Science and Technology of China etc. And now we show one article example as follows, who bought our wafers or service: Article title:Incipient plasticity in 4H-SiC during quasistatic nanoindentation Published by: Saurav Goel ;Jiwang Yan ;Xichun Luo ;Anupam Agrawald a School of Mechanical and Aerospace [...]

2019-12-09메타 작성자
4″CZ Prime Silicon wafer-16

PAM XIAMEN offers 4″CZ Prime Silicon wafer-16 4″ CZ Silicon Wafer SSP Silicon wafers, per SEMI Prime, P/E 4″Ø×525±25μm, SEMI Flats (two), p-type Si:B[100]±0.5°, Ro=(0.001-0.002)Ohmcm, One-side-polished, back-side Alkaline etched, TTV<5μm, Bow/Warp<30μm, Wafers free of striation marks, Sealed in Empak or equivalent cassette. For more information, send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com

2021-01-06메타 작성자