2-5.Misorientation
In wafers cut intentionally “off orientation”, the angle between the projection of the normal vector to the wafers
surface onto a {0001} plane and the projection on that plane of the nearest <11-20> direction.
2-5.Misorientation
Related Posts
2-4.Wafer Surface Orientation
2-4.Wafer Surface Orientation Denotes the orientation of the surface of a wafer with respect to a crystallographic plane within the lattice structure. In wafers cut intentionally “off orientation”, the direction of cut is parallel to the primary at, away from the secondary at. Measured with [...]
2018-06-28meta-author
5-4-4-2 SiC Epitaxial Growth Polytype Control
5-4-4-2 SiC Epitaxial Growth Polytype Control Homoepitaxial growth, whereby the polytype of the SiC epilayer matches the polytype of the SiC substrate, is accomplished by “step-controlled” epitaxy . Step-controlled epitaxy is based upon growing epilayers on an SiC wafer polished at an angle (called the [...]
2018-06-28meta-author
5-6-4-1 SiC High-Power Rectifiers
5-6-4-1 SiC High-Power Rectifiers The high-power diode rectifier is a critical building block of power conversion circuits. Recent reviews of experimental SiC rectifier results are given in References 3, 134, 172, 180, and 181. Most important SiC diode rectifier device design trade-offs roughly parallel well-known [...]
2018-06-28meta-author
2-24.Wafer Orientation
2-24.Wafer Orientation Wafers are grown from crystal having a regular crystal structure, with silicon having a diamond cubic structure with a lattice spacing of 5.430710 Å (0.5430710 nm).When cut into wafers, the surface is aligned in one of several relative directions known as crystal orientations. [...]
2018-06-28meta-author
5-5-3 SiC Contacts and Interconnect
5-5-3 SiC Contacts and Interconnect All useful semiconductor electronics require conductive signal paths in and out of each device as well as conductive interconnects to carry signals between devices on the same chip and to external circuit elements that reside off-chip. While SiC itself is theoretically capable [...]
2018-06-28meta-author
3-2. Scratches
3-2. Scratches Grooves or cuts below the surface plane of the wafer having a length-to-width ratio of greater than 5 to 1. Scratches are speci ed by the number of discrete scratches times the total length in fractional diameter.
2018-06-28meta-author