2″ FZ Intrinsic Si Wafer DSP
2″ FZ (100) intrinsic, DSP
wafer Si FZ (100)
dia 2’’ x 280µm
intrinsic
R > 20,000 ohm.cm
2 sides polished with SEMI Std flats
Roughness<0.5nm
For more information, send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com
PAM XIAMEN offers GaP Substrate (100) . GaP (100) undoped GaP Wafer, undoped (100) 10x10x0.5 mm, 1sp GaP Wafer, undoped (100) 10x10x0.5 mm, 2sp GaP wafer undoped (100) 2″ diaX 0.45mm 1sp, R: 1.5×10^14 ohm.cm, Semi-Insulating GaP wafer undoped (100) 2″ diaX 0.45mm 1sp,R: [...]
Abstract A 16-channel front-end readout application-specific integrated circuit (ASIC) with linearity enhancement design for cadmium zinc telluride (CdZnTe) detectors is presented in this paper. The resistors in the slow shaper are realized using a high-Z circuit to obtain constant resistance value instead of using only [...]
PAM XIAMEN offers Ce:Lu2SiO5 substrate. Ce:Lu2SiO5 substrate (001 ) 10x10x0.5 mm, 1sp Substrate Specifications Crystal: Ce: Lu2SiO5 Ce dopant 0.175 mol % Size: 10x10x0.5 mm Orientation: (001 ) +/-0.5 0 Polish: One side optical polished. Ce:Lu2SiO5 substrate (001) 10x10x0.5 mm, 2sp [...]
PAM XIAMEN offers 2″ Silicon Wafer. Material Orient. Diam. Thck (μm) Surf. Resistivity Ωcm Comment p-type Si:B [111] 2″ 280 P/E/P 1-20 SEMI Prime p-type Si:B [111-1.5°] 2″ 400 P/E 1-10 SEMI Prime p-type Si:B [111] 2″ 500 P/E 1-10 SEMI Prime, p-type Si:B [111-10° towards[112]] 2″ 280 P/E 0.5-0.6 SEMI Prime p-type Si:B [111-3°] 2″ 300 P/P 0.016-0.018 SEMI Prime p-type Si:B [111-3.5°] 2″ 280 P/P 0.01-0.02 SEMI Prime p-type Si:B [111] 2″ 600 P/E 0.01-0.05 SEMI Prime p-type Si:B [111-6° towards[110]] 2″ 275 P/E 0.001-0.005 SEMI Prime n-type Si:P [110] 2″ 1000 P/P ~4 NO Flats n-type Si:P [110] 2″ 950 P/P 2.5-3.5 1 F @ <1,-1,0> n-type Si:P [110] 2″ 450 P/P ~0.6 1 F @ <001> n-type Si:P [110] 2″ 1000 P/P 0.5-1.0 PF<111> SF 109.5° n-type Si:P [100] 2″ 500 P/P 800-1,500 SEMI Prime, n-type Si:P [100] 2″ 300 P/E >50 SEMI Prime, n-type Si:P [100] 2″ 5000 P/E 42-53 SEMI Prime, , Individual cst n-type [...]
PAM XIAMEN offers Annealed Silicon Wafer. Silicon Wafer Annealing uses a high-temperature furnace to relieves stress in silicon. The heat activates ion-implanted dopants, reduces structural defects and stress, and reduces interface charge at the silicon-silicon dioxide interface. Silicon wafer annealing is used for the following purposes: Relieve stress in [...]
Effects of post-growth annealing on the performance of CdZnTe:In radiation detectors with different thickness An effective post-growth annealing method was used to improve the performance of CdZnTe:In (CZT:In) radiation detectors. The results indicated that Te inclusions in CZT:In crystals with different thickness were eliminated completely [...]
