Low temperature InP layer transfer onto Si by helium implantation and direct wafer bonding

  • Home
  • News
  • Low temperature InP layer transfer onto Si by helium implantation and direct wafer bonding

Helium implantation-induced layer splitting of InP in combination with direct wafer bonding was utilized to achieve low temperature layer transfer of InP onto Si(1 0 0) substrates. InP(1 0 0) wafers with 4 inch diameter were implanted by 100 keV helium ions with a dose of 5 × 1016 cm−2. Then the as-implanted wafers were coated with a spin-on glass (SOG) oxide having a thickness of 150 nm. The SOG coated InP wafers were subsequently bonded to thermally oxidized Si(1 0 0) handle wafers and the bonded wafer pairs were annealed at 200 °C for 20 h to achieve InP layer transfer onto Si(1 0 0) wafers, enabling monolithic integration of InP with Si. Cross-sectional transmission electron microscope images of the transferred InP layers revealed that the layers were about 650 nm thick, which consisted of a heavily damaged InP layer about 300 nm thick directly at the surface and a remaining 350 nm thick layer with considerably less damage.

Source:IOPscience

For more information, please visit our website: https://www.powerwaywafer.com,
send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com

2019-12-09

Share this post

Related Posts

enhanced continuous-wave terahertz emission by nano-electrodes in a photoconductive photomixer

Enhanced Continuous-wave Trahertz emission by nano-electrodes in a photoconductive photomixer Semiconductor materials used as PCA-based photomixers must exhibit high resistivity, high carrier mobility and ultrashort carrier lifetime. Low-temperature-grown GaAs (LT GaAs) has been shown to have such characteristics 14–18 . The samples used in our experiment had [...]

2014-07-13meta-author , ,
Effect of annealing on the residual stress and strain distribution in CdZnTe wafers

Effect of annealing on the residual stress and strain distribution in CdZnTe wafers The effect of annealing on residual stress and strain distribution in CdZnTe wafers was studied based using an X-ray diffraction (XRD) method. The results proved the effectiveness of annealing on the reduction [...]

2016-01-20meta-author
(Al,In)GaN laser diodes with optimized ridge structures

(Al,In)GaN laser diodes with optimized ridge structures   We develop (Al, In)GaN ridge waveguide laser diodes in the violet-blue spectral region. Varying the indium content of the InGaN quantum wells, we tailor the emission wavelength of our devices for specific applications in the range from 390 [...]

2013-03-27meta-author
Improvement in spontaneous emission rates for InGaN quantum wells on ternary InGaN substrate for light-emitting diodes

Improvement in spontaneous emission rates for InGaN quantum wells on ternary InGaN substrate for light-emitting diodes The spontaneous emission characteristics of green- and red-emitting InGaN quantum wells (QWs) on ternary InGaN substrate are analyzed, and the radiative recombination rates for the QWs grown on ternary substrate were compared with those of InGaN QWs on [...]

2014-04-02meta-author
SiO2+Si3N4 on Silicon wafer

PAM XIAMEN offers SiO2 +Si3N4 on Silicon wafer as follows No.1: 300 nm SiO2+50nm Si3N4 Films on Si (100), 2″ dia x 0.250 mm t, P type , B-doped,Resistivity:0.01-0.1ohm.cm Thermal oxide Layer Research Grade , about 80 % useful area SiO2(300nm)+50nm Si3N4 layer on 2″ Silicon wafer( Both [...]

2019-04-29meta-author
3″ Silicon Wafer-11

PAM XIAMEN offers 3″ Silicon Wafer. Material Orient. Diam. Thck (μm) Surf. Resistivity Ωcm Comment p-type Si:B [111] 3″ 300 P/P 0.3-0.4 SEMI Prime p-type Si:B [111] 3″ 250 P/E 0.10-0.12 SEMI Prime p-type Si:B [111] 3″ 300 P/E 0.03-0.04 SEMI Prime p-type Si:B [111] 3″ 380 P/E 0.014-0.015 SEMI Prime p-type Si:B [111-1°] 3″ 1000 P/E 0.014-0.016 SEMI Prime p-type Si:B [111] 3″ 600 P/P 0.005-0.020 SEMI Prime p-type Si:B [111-3.5°] 3″ 380 P/E 0.004-0.005 SEMI Prime n-type Si:P [510] 3″ 1000 P/E/P 5-10 Prime, NO Flatst n-type Si:P [100] 3″ 9500 P/E 15-22 SEMI Prime, Individual cst n-type Si:P [100] 3″ 300 P/E 10-20 SEMI Prime n-type Si:P [100] 3″ 380 P/E 10-20 SEMI Prime n-type Si:P [100] 3″ 3000 P/E/P 10-12 Prime, NO Flats, Individual cst n-type Si:P [100] 3″ 1000 P/E 6-10 Prime, NO Flatst n-type Si:P [100] 3″ 1500 P/E 5-7 SEMI Prime n-type Si:P [100] 3″ 300 P/P 1-20 SEMI Prime n-type Si:P [100] 3″ 345 P/P 1-100 SEMI n-type Si:P [100] 3″ 350 P/P 1-25 SEMI Prime, TTV<1μm, Empak cst n-type [...]

2019-03-06meta-author